Микросхема SN74HCT74D, ТМ2

Характеристики

SN74HCT74D, ТМ2The SN74HCT74D is a dual positive-edge-triggered D-type Flip-flop with clear and preset. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of clock. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.

• Outputs can drive up to 10 LSTTL loads
• Inputs are TTL-voltage compatible
• 40µA Maximum low power consumption
• 17ns Typical tpd
• ±4mA Output drive at 5V
• 1µA Maximum low input current
• Green product and no Sb/Br

Микросхемы / Логические микросхемы / Микросхемы ТТЛ (серия 74)
Корпус: 14-SOIC (0.154», 3.90mm Width), инфо: Логический элемент ТТЛ Триггер D-типа х 2 КМОП кристалл, примечание: ТМ2