cbc69c16c21cfeaf6ed47ca692f9f808

Микросхема MC74VHC1GT125DT1G (M74VHC1GT125DT1G), Неинвертирующий …

40,00 руб.

x 40,00 = 40,00
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №110-12 дней40,00руб.37,20руб.36,00руб.35,20руб.32,80руб.32,00руб.31,20руб.28,80руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №25-7 дней72,40руб.66,40руб.65,20руб.63,60руб.59,20руб.58,00руб.56,40руб.50,80руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №35 дней93,60руб.86,40руб.84,40руб.82,40руб.76,80руб.74,80руб.73,20руб.65,60руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №47-10 дней48,00руб.44,00руб.43,20руб.42,00руб.39,20руб.38,40руб.37,20руб.33,60руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №55 дней92,40руб.85,20руб.83,20руб.81,20руб.78,80руб.76,00руб.72,00руб.64,80руб.

Характеристики

MC74VHC1GT125DT1G (M74VHC1GT125DT1G), Неинвертирующий …The M74VHC1GT125DT1G is a single gate non-inverting Buffer/CMOS Logic Level Shifter fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent bipolar Schottky TTL while maintaining CMOS low power dissipation. It requires the 3-state control input (OE) to be set high to place the output into the high impedance state. The device input is compatible with TTL-type input thresholds and the output has a full 5V CMOS level output swing. The input protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic-level translator from 3V CMOS logic to 5V CMOS Logic or from 1.8V CMOS logic to 3V CMOS Logic while operating at the high-voltage power supply. The input structure provides protection when voltages up to 7V are applied, regardless of the supply voltage. This allows the buffer to be used to interface 5V circuits to 3V circuits. The output structures also provide protection when VCC = 0V.

• Power down protection provided on inputs and outputs
• Balanced propagation delays
• Pin and function compatible with other standard logic families
• LSTTL-Compatible inputs
• 62 FETs and 16 equivalent gates chip complexity
• High speed — Propagation delay (tpd) = 3.5ns typical at VCC = 5V
• Low power dissipation — ICC = 1µA maximum at TA = 25°C