2345fefb89f94608233f54dd613b6099

Микросхема LPC1763FBD100,551

705,60 руб.

x 705,60 = 705,60
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт
Склад №110-12 дней705,60руб.656,21руб.635,04руб.620,93руб.599,76руб.564,48руб.550,37руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт
Склад №25-7 дней1.326,53руб.1.220,69руб.1.199,52руб.1.171,30руб.1.128,96руб.1.065,46руб.1.037,23руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт
Склад №35-7 дней1.347,70руб.1.241,86руб.1.213,63руб.1.185,41руб.1.128,96руб.1.072,51руб.1.051,34руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт
Склад №410 дней846,72руб.776,16руб.762,05руб.740,88руб.719,71руб.677,38руб.656,21руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт
Склад №57 дней1.227,74руб.1.128,96руб.1.100,74руб.1.079,57руб.1.044,29руб.980,78руб.952,56руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт
Склад №610-12 дней769,10руб.712,66руб.691,49руб.677,38руб.656,21руб.613,87руб.599,76руб.

Характеристики

LPC1763FBD100,551The LPC1763FBD100.551 is a 32-bit Microcontroller based on ARM Cortex-M3 core with RISC architecture operates at a maximum frequency of 100MHz. The ARM Cortex-M3 is a next generation core that offers system enhancements such as enhanced debug features and a higher level of support block integration. The ARM Cortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals. The ARM Cortex-M3 CPU also includes an internal prefetch unit that supports speculative branching. The device incorporates 256kB internal flash, 64kB internal RAM, 8-channel general purpose DMA controller, 8-channel 12-bit A/D converter, 10-bit D/A converter, motor control PWM, quadrature encoder interface, four general purpose timers, 6-output general purpose PWM, ultra-low power real-time clock (RTC) with separate battery supply and 70 general-purpose I/O pins.

• ARM Cortex-M3 built-in nested vectored interrupt controller (NVIC)
• In-system programming (ISP) and In-application programming (IAP)
• Multilayer AHB matrix interconnect
• Split APB bus
• Standard JTAG debug interface for compatibility
• Emulation trace module enables non-intrusive, high-speed real-time tracing of instruction execution
• Integrated PMU (power management unit)
• Four reduced power modes — Sleep, deep-sleep, power-down and deep power-down
• Four external interrupt inputs configurable as edge/level sensitive
• Non-maskable Interrupt (NMI) input
• The wake-up interrupt controller (WIC)
• Brownout detect with separate threshold for interrupt and forced reset
• Power-on reset (POR)
• Crystal oscillator with an operating range of 1MHz to 25MHz
• 4MHz Internal RC oscillator trimmed to 1 % accuracy
• PLL allows CPU operation up to the maximum CPU rate
• USB PLL for added flexibility
• Code read protection (CRP) with different security levels
• Unique device serial number for identification purposes

Микросхемы / Микроконтроллеры / Микроконтроллеры NXP
Корпус: 100-LQFP (14×14), инфо: 32-bit LPC1700 ARM Cortex M3 RISC 256KB Flash 3.3V