546f98586adbb993a822a7ef18a6c21f

Микросхема USBN9604-28M/NOPB, Быстродействующий контроллер узлов USB с …

382,20 руб.

x 382,20 = 382,20
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт
Склад №110-12 дней382,20руб.355,45руб.343,98руб.336,34руб.324,87руб.305,76руб.298,12руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт
Склад №25-7 дней718,54руб.661,21руб.649,74руб.634,45руб.611,52руб.577,12руб.561,83руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт
Склад №35-7 дней730,00руб.672,67руб.657,38руб.642,10руб.611,52руб.580,94руб.569,48руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт
Склад №410 дней458,64руб.420,42руб.412,78руб.401,31руб.389,84руб.366,91руб.355,45руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт
Склад №57 дней665,03руб.611,52руб.596,23руб.584,77руб.565,66руб.531,26руб.515,97руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт
Склад №610-12 дней416,60руб.386,02руб.374,56руб.366,91руб.355,45руб.332,51руб.324,87руб.

Характеристики

USBN9604-28M/NOPB, Быстродействующий контроллер узлов USB с …The USBN9604-28M is an Universal Serial Bus Full Speed Node Controller with enhanced DMA support. It provides enhanced DMA support with many automatic data handling features. It is compatible with USB specification versions 1.0 and 1.1 and is an advanced version of the USBN9602. The device integrates the required USB transceiver with a 3.3V regulator, a serial interface engine (SIE), USB endpoint (EP) FIFOs, a versatile 8-bit parallel interface, a clock generator and a MICROWIRE/PLUS™ interface. Seven endpoint pipes are supported: one for the mandatory control endpoint and six to support interrupt, bulk and isochronous endpoints. Each endpoint pipe has a dedicated FIFO, 8 bytes for the control endpoint and 64 bytes for the other endpoints. The 8-bit parallel interface supports multiplexed and non-multiplexed style CPU address/data buses. A programmable interrupt output scheme allows device configuration for different interrupt signalling requirements.

• Low EMI, low standby current, 24MHz oscillator
• Advanced DMA mechanism
• Fully static HALT mode with asynchronous wake-up for bus powered operation
• Improved input range 3.3V signal voltage regulator
• All unidirectional FIFOs are 64 bytes
• Power-up reset and start-up delay counter simplify system design
• Simple programming model controlled by external controller